PROCEEDINGS OF SPIE

SPIEDigitalLibrary.org/conference-proceedings-of-spie

Multifunctional image processor based on rank differences signals weighing-selection processing method and their simulation

Vladimir G. Krasilenko, Alexander A. Lazarev, Diana V. Nikitovich

Vladimir G. Krasilenko, Alexander A. Lazarev, Diana V. Nikitovich, "Multifunctional image processor based on rank differences signals weighingselection processing method and their simulation," Proc. SPIE 11187, Optoelectronic Imaging and Multimedia Technology VI, 111871Q (18 November 2019); doi: 10.1117/12.2538468



Event: SPIE/COS Photonics Asia, 2019, Hangzhou, China

Multifunctional image processor based on rank differences signals weighing-selection processing method and their simulation

Vladimir G. Krasilenko^{*a}, Alexander A. Lazarev^b, Diana V. Nikitovich^b ^aVinnitsa Social Economy Institute, 86/131 Kelestskaya Str., 21021, Vinnitsa, Ukraine; ^bVinnitsa National Technical University, Ukraine.

ABSTRACT

A new iterative process for sorting array of signals, which differs from the known structures by uniformity and versatility, and allows direct and inverse sorting of analog or digital signal arrays was proposed in this paper. Simple relational nodes are basic elements of the proposed sorting structures. Such elements can be implemented on a different element basis, for example, on devices of selecting a maximum or minimum of two analog or digital signals, which can be implemented on CMOS current mirrors and carry out the continuous logic limited difference function. The homogeneous sorting structure on such elements implementation, consisting of two layers and a multichannel sampling and holding device was offered. Nine signals corresponding to a selection window of a matrix sensor are fed to this structure, and are sorted by five iterative steps, and at the output we receive the signals sorted by the rank, which, using the code controlled programmable multiplexer, generates an output signal, that corresponds to the selected rank. Technical parameters of such relational preprocessor were evaluated. The paper considers results of design and modeling of CL BC based on current mirrors (CM) for creating picture type image processors (IP) with matrix parallel inputsoutputs. Such sorting nodes have a number of advantages: high speed and reliability, simplicity, small power consumption, high integration level. The inclusion of an iterative node for sorting signals into a modified nonlinear IP structure makes possible to significantly simplify its design and increase the functional capabilities of such processor. The simulation results confirm the proposed approaches to the design of sorting nodes of analog signals of the iterative type. The power consumption of the processors does not exceed 2mW, the response and processing times are 10 µs and can be less by an order of magnitude, the supply voltage is 1.8÷3.3V, and the operating currents are optimally in the range of $10\div 20\mu A$. The energy efficiency of the proposed preprocessor with the iterative sorting node is 25×10^9 operations per second per watt, which corresponds to the best technical solutions. In the work we show, that after sorting or comparative analysis of signals by levels, a promising opportunity appears to implement image processors with enhanced functionality using the new method of weighting-selecting rank differences of signals. The essence of the method is that by composing the differences of the signals ordered by rank and the upper level of their range, we can simultaneously form several resulting output signals, choosing the necessary difference signals from their set according to the control commands and weighing them additionally before the summation. We show that using this approach and the method of processing we can significantly expands the set of operations and functions for image filtering, simplifying hardware implementation of IP, especially for analog and mixed technologies. We determined set of basic executable instruction-functions of the processors, presenting the simulation results in Mathcad, PSpice OrCad and other environments. We discussed the comparative evaluation of various modifications and options for implementing processor. We analyzed the new approach for the programmable selecting function or set of functions, including the selecting the required differences between the ranks of signals and their weights. We show the results of design and modeling the proposed new FPGA-implementations of MIP. Simulation results show that processing time in such circuits does not exceed 25 nanoseconds. Circuits are simple, have low supply voltage (2.5 V), low power consumption (50mW), digital accuracy. Calculations show that in the case of using an Altera FPGA chip EP3C16F484 Cyclone III family, it is possible to implement MIP with register memory for image size of 64*64 and window 3*3 in the one chip. For the chip for 2.5V and clock frequency 200MHz the power consumption will be at the level of 200mW, and the calculation time for pixel of filters will be at the level of 25ns.

Keywords: analog relational preprocessor, image nonlinear processing, simulation, continuous logic, current mirror, sorting networks, methods of selection and rank preprocessing, rank filtering.

* krasvg@i.ua

Optoelectronic Imaging and Multimedia Technology VI, edited by Qionghai Dai, Tsutomu Shimura, Zhenrong Zheng, Proc. of SPIE Vol. 11187, 111871Q · © 2019 SPIE · CCC code: 0277-786X/19/\$21 · doi: 10.1117/12.2538468

1. INTRODUCTION

The 20th century can rightfully be called the Boolean, since Boolean two-valued logic covers almost the entire binarydiscrete (virtual) world, including all the variety of means and fields of application of information technologies. Despite this, in the vast majority of cases, various manufacturing processes and technologies of the physical macrocosm, especially those related to measurement and control processes, are accompanied not by discrete, but by accompanying continuous (continuous analog) processes and signals¹. And for the successful development of more generalized continuous information technologies and artificial intelligence^{2, 3}, both from a philosophical and mathematical point of view, it is necessary to strengthen the semantic power of logical-algebraic calculi, introduce their new basic definitions, concepts and, at least on an intuitive level, use them to describe and simulate machine-mechanical analogues of thought processes⁴. All this led to contradictions in the use of discrete logics in the continuum, in order to resolve which, to describe and model each continuous subject area and class of its problems, their own formal logical-algebraic (LA) apparatuses and calculi in the form of mathematical (symbolic) subject oriented logics and special algebras. The basis of information technologies in the analog field is precisely the continual LA calculus: Lukasiewicz's infinite-valued logic⁵, continuous logic with all its variants and generalizations^{6, 7}, additive-multiplicative logic (AM) algebra⁸, predicate selection algebra⁹, equivalence algebra¹⁰ and others. They determined the continual biologically inspired stage of development of LA-calculus and a new, more energy-efficient, direction of building models and their hardware implementations of artificial intelligence. The basis of matrix logics and the emerging ability to integrate an array of photo-detectors with digital electronics in silicon make it possible to implement an intelligent pixel-like stack architecture of a three-dimensional chip and promising matrix sensors and measuring and computing systems, the first and many demonstration systems of which have already been created^{11-23.} Since the circuits of smart detectors from any semiconductor fabric are almost already created to prove the use of optics or optoelectronics for external and internal interconnections and microcircuits, our approach prefers an intelligent pixel-like architecture. Since each pixel of such architecture, having its own analog (analog-to-digital node) with memory, combines parallel signal detection with parallel signal processing in one circuit, it guarantees the fastest processing, if you also provide parallel input-output. .Note that many logics, models and image processing algorithms, artificial neural-fuzzy systems, their basic procedures of composition-decomposition and fuzzy inference are based on multi-place, multi-input mini-max operations: min (x₁, $x_2, ..., x_n$) and max $(x_1, x_2, ..., x_n)$, when defining variables on a unit interval^{6, $\frac{1}{7}$}: $x_i \in [0,1]$. Parallel high-speed processing of a 1D or 2-D array using non-traditional MIMO systems, the corresponding matrix logics (multi-valued, continuous, neural-fuzzy and others) and the corresponding mathematical apparatus becomes a strategic direction¹⁺²³. In works^{16-18, 20-22} the fundamentals of designing universal (multifunctional) logic elements (ULE) of a matrix logical structure with fast programmable tuning were considered. The use of architectures with time-pulse-coded analog variables (TPCA), which were considered in works^{16-18, 20, 22} and based on a generalized unified methodological basis for creating a whole family of universal (multifunctional) elements of various logics, although they provide many advantages regarding the expansion of the set of functions and their programmable samples do not satisfy the time requirements while maintaining a satisfactory dynamic range in terms of accuracy. Such a time-pulse-encoded representation of matrix continuous logic variables by two-level signals, although it allows you to expand the functionality and simplify the tuning circuit for the required function, does not satisfy the increased requirements for speed and accuracy of calculations. Therefore, there is an urgent need to improve the hardware implementations of nodes that perform these and similar operations, especially for those applications where the number of operations and input variables are significant. Arrays of matrix elements of continuous and threshold, rank, and order logic are also required for promising implementations of future computing architectures based on 3D chips, including optical training neural networks (NN) with a two-dimensional structure¹⁴, equivalence models (CLEM) NN¹⁵⁻¹⁷, especially to create convolutional and new self-learning equivalence-convolutional structures²⁴⁻²⁷. A special place among the methods of effective high-speed image processing working with arrays is occupied by the class of structured nonlinear methods and algorithms that performed the conversion of the form:

$\mathbf{B} = \{\mathbf{b}_{ke}\} = \mathbf{F}(\mathbf{A}) = \{\mathbf{\Phi}_{\kappa l}(\mathbf{A}_{\kappa l})\},\$

where $\Phi_{\kappa l}(\mathbf{A}_{\kappa l})$ — nonlinear function which is determined by subset of rank and (or) index statistician of selection. It is formed by signal samples from some neighboring of this element in the sequence of the well-organized samples of signals²⁸. By virtue of the last this subclass was adopted by rank algorithms. The algorithms of extreme filtration, using values of minimum and maximum on samples of neighborhood space, are the special cases of the rank algorithms. Any r-th index statisticians $v_s(\mathbf{r})$ of display (k, l) the set neighborhood space, are the special cases of the rank algorithms. Any possible to bind to the local histograms of distributing of values of neighboring elements and with the proper functions of the well-organized choice F_n^m (\vec{x}) element, where $\vec{x} = (x_1, x_2, ..., x_n)$. Such functions at any values of changing variables choose that size which at the location all right not decreasing are occupied by m-th place. These functions can be represented by a logical formula⁶:

$$F^{(r)}(x_1,...,x_n) = x^{(r)}, r = \overline{1,n},$$

where r-rank of the base operations of continuous logic $(CL)^7$. Thus for r = n this operation passes to n-local disjunction, for r=1 to n-local conjunction. The algebra formed in a number of C = [0, 1] with base operations f(r) and complementarity operation (-) is named ordering Boolean algebra. The row of specific laws is inherent to it: tautology, commutative, distributive⁷. As examples of functions of ordinal logic can be the median and inversion of the median, as well as a number of others⁷. Rank algorithms are locally-adaptive on the same essence: simplicity of local adaptation, invariance to spatial links and to signals dimension, almost algorithms complication independence from the sizes of neighboring. Also, at calculation of concrete ranks the simplifications related to informative surplus of images are possible. The proposed models²⁹ of neuron classifiers and identification algorithms based on a hierarchical description of the forms of lattice functions allow one to theoretically quite subtly isolate and compare these forms. Such models also require the use of similar operations of order logic and the like. Thus, analysis of foregoing allows drawing conclusion about the necessity of development of hardware sorting devices with the sufficient number of inputs (executing «ordering» of input values and supervisory after the well-organized locations (variables). Known wave structures that order the ranking of the analog or digital variables and their base cells that forms such converter-orders²⁹, as association of two logical charts: charts of selecting of a less value min(x1, x2) and charts of function max(x1, x2). Besides, in works^{7, 30-32} it has been shown that the operation of min, max of continuous logic (CL) are the basic operations and that some operations of CL, such as equivalence and nonequivalence, which are realized by various means^{16-18, 21-23, 27}, and their generalized family³², allow to receive a number of advantages in so identified «equivalence to a paradigm» neural-network models^{10, 13, 15} and array of CL ADC^{23, 30, 31}. The use of CL-transformations and CL functions (CLF) made it possible to create promising energy-efficient analog-to-digital converters for intelligent detectors on their basis^{23, 30, 31} But the implementation of such continuously logical base cells (CL_BCs) based on current mirrors (CMs) for CL ADC and for analog sorting networks, proposed in works^{30, 33}, which perform the operations min (x1, x2) and max (x1, x2), is rather complicated for digital variables⁶ and although simple, only $13\div20$ CMOS transistors, their number to build a traditional know wave network structure of such cells, especially at large values ($n \approx 9 \div 25$), is very large. At the same time, an increase in the depth of the structure, the number of layers of CL BCs, all the same increases both the complexity and the sorting time. But at the same time with an increase in the number of analog BCs accuracy decreases, so more accurate implementations need to be sought. To create fully parallel algorithms and tools for image processors³¹, ^{32, 34} morphological image processing³⁵⁻³⁸, especially for implementing such basic operations as dilation, erosion, opening, closing³⁸, etc., the above mentioned min-max operations on sets of signals are also necessary, which represent structural windows or selected fragments processed images. Many of the above-mentioned morphological operations need to be repeated many times and for all the current fragments of the image being processed, therefore, there is an urgent need to reduce the execution time and the underlying min-max operations and ranking operations. Sorting algorithms have been widely researched due to the need for sorting in many applications ³⁹⁻⁴². Sorting algorithms have been specialized for particular sorting situations, such as, high-speed sorting⁴³, sorting using a single CPU and multiple CPUs, parallel image and big data processing⁴⁴. To create more advanced intelligent sensors and image processing processors^{32, 34} with enhanced functionality and combining analog or analog-digital preprocessing of signals in a dedicated and accessible structural area (window) also requires sampling, storage, sorting and selection of signals. In papers^{33, 45-46} approaches to creation of programmable relational optoelectronic processors as base elements for sorting networks were shown. But for such relational processors based on sorting devices working both with analog signals with amplitude and time coding, and with digital signals, including iterative sorting structures for ordering signals, the image processing algorithms themselves have been poorly modeled using such processors. Therefore, the aim of this work is to perform a series of model experiments on specific images and demonstrate the essence of the transformation processes and the advantages of multifunctional processors using such well-known improved sorting nodes. But for such relational processors based on sorting devices working both with analog signals with amplitude and time coding, and with digital signals, including iterative sorting structures for ordering signals, the image processing algorithms themselves have been poorly modeled using such processors.

Therefore, the goal of our work is to search for compromise new options for implementing both signal sorting nodes, including analog and digital, providing increased accuracy and speed, and based on them relational non-linear image processing processor with advanced functionality. And since such processors can be used as multifunctional nodes of ordinal logic, extremum selectors, nodes of ordering and sorting data, rank filters, recognizers of fragment classifiers, etc., the question of their implementation is acute. In addition, taking into account the recent emergence of a new

element base, our task is to prove the possibility of creating on the FPGA, practically in one chip, an image preprocessor (IP) with enhanced technical characteristics and a wide range of commands through the use of a new method of processing pre-ranked signals and (or) their differences. To achieve this goal, it is necessary to simulate the algorithms and methods themselves, and then based on them design and simulate the technical options for the implementation of non-linear image processing processors and their main nodes, including sorting nodes, which significantly expand the functionality and range of tasks solved by such multifunctional relational preprocessors images.

2. A BRIEF OVERVIEW OF NONLINEAR PROCESSING RELATIONAL PREPROCESSOR BASED ON SORTING NODE

2.1 Structure of the basic relational preprocessor (BRP) of nonlinear image processing

The structure of the basic relational preprocessor (BRP) of nonlinear image processing and its modified conveyor homogeneous with regular connections wave structure (MCHWS), which performs sorting and ordering of analog or digital signals and is one of the main processor nodes, are shown in Fig. 1 and were considered in works^{33,45}. In work³³ considered analog processors based on the main sorting unit (SU) of analog or digital signals, consisting of a conveyor of layers of selector-rank disjunctive-conjunctive elements (SRDCE), the specifics and implementation features of which depend on the type and form of signal representation. The modified wave structure used SRDCEs or CL BCs with many ordered outputs. Comparative analysis of structures of ranging of analog signals (SRAS) shows the wave structures require less of equipment, along with other advantages (regularity, homogeneity, base cells only of 2 forms and 2 CLFs). This winning is especially and is increased at growth of number of variables n. Therefore our approach oriented to wave structure is special important at considerable n and provides integration at the requirement of multi-channeling of such devices, especially for time-coded signals as CL-variables^{16, 33, 45}. The SRDCE circuits of only 13 CMOS transistors (Ts), and adding 4 or 6 Ts to them, which compare the currents, it is easy to get a digital potential output of the comparator. The SRDCE as base cell executing organization of two analog optical signals that in fact is two currents was designed and simulated^{45, 46}. As can be seen from Fig. 1, the well-known wave structure^{33, 45} has (n-1) layers consisting of completely identical BCs, the number of which is determined by rounding to integer $\{n/2\}$, where n is the number of input variables. If this number is an even number, for example, n = 6, then in each of the five layers there will be 3 basic cells, and there will be 15 of them in total (Fig. 1). Note that for more homogeneity and regularity of bonds in the structure, it is advisable to choose n even. Therefore, for image processing, even with a minimum window size of 3x3, it is necessary to make a structure of 45 basic cells, since: (10/2)x(10-1) = 45. Already with a window of 7x7, you will need $((49+1)/2) \times (49-1) = 25 \times 48 = 1200$ cells, which greatly complicates the structure. In addition, due to the increase in the number of layers, the delay time of signals and errors due to their accumulation also increase. The 4-input sorting structure of analog signals using of 6 the modified CL BCs based on 2-input and 2-output SRDCEs is represented in work³³, in Fig. 2 and explains the essence of analog signal processing (pixels of the current window), with their preliminary sorting. It executes sorting of these 4 signals represented by currents and is in fact the device of order logic, calculating simultaneously all operations of the proper ranks $r = 1 \div 4$. The multiplexer allows the control code (y₁, y₂, ... y_n) to choose the rank n and, accordingly, the type of required operation or function.




Fig. 1. The modified CL BC (left) of BRP with N inputs and output; SU based on MCHWS (right) for $\pi = 6$ (SU have n-1=5 layers consisting of completely identical CL BCs (SRDCEs)

2.2 Structure of the modified relational preprocessor (MRP) with iterative sorting node⁴⁶

The modified iterative sorting structure based on a multichannel sampling and storage device and two linear arrays, consisting of basic continuous-logic analog cells (disjunctive-conjunctive elements of the selector rank (SRDCE) with ordered outputs) is shown in Fig. 3 (left). Details of the structure and their base cells will be discussed in the report⁴⁶. The simulation results of proposed MRP with PSpice Orcad are shown in Fig. 3, 4 for different modes of operation of the

iterative sorting node. They show that for used 1.5μ m CMOS transistors (Ts), the total sorting time of 10 signals (9 input information variables and one auxiliary) with permissible errors does not exceed $6\div18\mu$ s (for evaluation, we take 10μ s). This time is made up of the five required clocks, but the rewriting beat in the SHD and the read beat can be different. We doubled the last one and therefore the total time was proportional to 6 cycles. The levels of input signals in the figures are indicated by different colors, which allow you to see the dynamic of transitions and the change of signal levels during exchanges, permutations. At the inputs we gave signals, ordered by their levels in the reverse order. This made it possible to more clearly demonstrate the process of ranking in which the signal with the highest level appeared at the top output of the circuit. Let us estimate the complexity of such a sorting node. Each SHD consists of 16 Ts, there are only 10. And the two lines (layers) of basic cells with min-max operations (comparisons and exchanges in essence!) consist of 10 cells, each of which is performed on 13 Ts. Therefore, the total number of Ts will be equal to: 16x10+13x10==290.




Fig. 2. Graphical representation of the processor operations (left); Simulation results of the 4-input sorting structure of analog signals using of 6 the modified base analog cell based on 2-input and 2-output SRDCEs for small currents (right)

Taking into account the presence of some other auxiliary circuits: clock signal generators, a multiplexer and matching buffers; we can assume that only up to 400 Ts will be needed. Even for the fastest and most advanced algorithms and sorting schemes, the total number of comparison and exchange operations is proportional to (nlogn)x1.5 and for n=10 is about 50. Thus, taking into account that for the simulated circuit the power consumption was 2mWs and Tproc = $10^{-5}s$, we obtain for the simultaneous formation of ten output functions the energy efficiency estimate at the level: $500op/(10^{-5}s \cdot 2x10^{-3} \text{ W})=25x10^{9} \text{ op } / s \cdot \text{W}$. And this means that at least several hundred of them could be placed on the chip. Structure of 1D array 8 bit CL_ADCs with analog signals preprocessing was described³². It uses the same SHD, similar cells and iterative approaches, and this allows for additional in such processors to implement AD-transformation, both before and after sorting the signals.




Fig. 3. A modified iterative sorting structure based on a multichannel SHDs and two linear arrays consisting of basic continuous-logic analog cells (disjunctive-conjunctive elements of the selector rank with ordered outputs) (left); Simulation results of iterative sorting node for Vdd=2.5V, Dmax=10µA, T=18µs (right).




Fig. 4. Simulation results of iterative sorting node for Vdd=2.5V, Dmax=10µA, T=18µs in the case of one ramp / falling signal and nine constants

2.3 Digital modified image preprocessor (DMIP) based on FPGA with conveyor sorting node⁴⁷

For the convenience of data input, we have developed and modeled a digital modified image preprocessor (DMIP) based on FPGA with sorting node circuit with register memory for fast sequential image input and automatic sequential search of processed windows. Structure of DMIP based on FPGA with 10 inputs and 1 output; SU based on MCHWS consisting of layers of digital comparison switching circuits⁴⁷ is shown in Fig. 5 and simulation results will be additionally considered in our report and in section 4. Here we note only the main results. The processing cycle in the pipelined structure of DMIP and SU based on the Altera FPGA chip EP3C16F484 Cyclone III family did not exceed 25 nanoseconds, which makes it possible to achieve an input / output rate of pixels of the processed and processed images at the level of 40MHz. During the processing cycle, DMIP essentially performs (9 * ln9 - estimates for the best algorithms!) Sorting operations and generates all the ranks and their differences, which gives, taking into account the wide variety of output functions, performance estimates of at least 10^9 operations per second.




Fig. 5. Structure of DMIP based on FPGA with 10 inputs and 1 output with register memory and conveyor sorting node

Since such processors, described in sections 2.1-2.3, have output signals that are ranked by value and not by difference of values, by some modification⁴⁵ they can be used to organize an additional calculation of the difference of signals having neighboring ranks. Besides, the difference in signal values is also necessary for such a function as nonequivalence. Based on the operations of bounded difference and nonequivalence, a whole set of other continuous logic complex operations and functions are constructed. For example, early we can select one of n signals by rank using multiplexer. And now we can also form signals difference between max signal and next by order. So we can find signal that is proportional to difference of any two signals from ordered set. Such approach allows to formed output

complement analog signals. If one of reference level is D=1 (255), than difference between the reference and any of signals is the continuous logic complement of the analog signal. A block diagram of such a modified processor for four outputs, a circuit of an internal analog switch and a sub-block for calculating difference and additional analog signals are considered in work⁴⁵, where it is shown that such processors can work with both analog and time-pulse-encoded signals. Therefore, we will develop this idea further, taking into account the fact that the selection, amplification, weighting and addition of analog signals, especially currents on the SM, are quite simple.

3. MODELING NONLINEAR IMAGE PROCESSING ALGORITHMS USING A MULTIFUNCTIONAL PROCESSOR BASED ON THE SORTING NODE AND METHOD OF PROCESSING WEIGHTING-SELECTING SIGNALS OF RANK DIFFERENCES 3.1 Modeling the process of wave sorting of signals with Mathcad

Let us consider the aspects and results of modeling the process of wave sorting of signals of vectors Va (n, m) corresponding to the intensities of the pixels of the current windows WAn, m of image A. Software modules and parts of the listings from which the aspects of transformations and ordering of signal components of vectors corresponding to image windows are obvious are shown in Fig. 6-9. Five pairs of a 10-component vector are pairwise and then with a shift (essentially ring) are compared and rearranged by forming two outputs (maximum and minimum). Then the states of the comparators K are analyzed and state vectors are formed:

 $KT1(Va) := stack \left(K\left(Va_{0}, Va_{1}\right), K\left(Va_{0}, Va_{1}\right), K\left(Va_{2}, Va_{3}\right), K\left(Va_{2}, Va_{3}\right), K\left(Va_{4}, Va_{5}\right), K\left(Va_{4}, Va_{7}\right), K\left(Va_{6}, Va_{7}\right), K\left(Va_{8}, Va_{9}\right), K\left(Va_{8}, Va_{9}\right)\right)\right)$

 $KT2(Va) := stack(K(Va_0, Va_1), K(Va_0, Va_1), K(Va_2, Va_3), K(Va_2, Va_3), K(Va_4, Va_5), K(Va_4, Va_5), K(Va_6, Va_7), K(Va_6, Va_7), K(Va_9, Va_8), K(Va_9, Va_8))$ Further, based on them, the P_Sort matrix is formed as a set of permutations and VaSort vectors of sorted signals for each window. Depending on the selected rank, all rank output values of the function for the central pixel of the window are formed:

$$rang_p(n, m, rp) := (VaSort(n, m))_{rr}$$

 $V_{sor0n,m} := rang_{1}(n,m,0)$, etc. Using reverse permutations, verification is performed to verify the quality of sorting, see Fig. 9, and the reconstructed VaSortV vectors are formed and from them the reconstructed I_ApVO image. As you can see from the results, the sorting algorithm works correctly, and the results of dissecting the image of the "butterfly" obtained for different ranks are shown in Fig. 10. The visibility of the operation of ranking filtering algorithms is demonstrated by the signal diagrams of the conversion of one particular line (part of it) of the image shown in Fig. 11.

3.2 Rank differences signals weighing-selection processing method

The essence of the proposed method is as follows. The signals of the selected current WAG window 3x3 in size, corresponding to the tx, ty-pixel Amo_{tx, ty} of some image, are fed to the input of the sorting node and ordered signals V_sor0-V-sor8 are formed at its outputs, which are denoted as Ds (r) where r is the rank. These signals corresponding to the ranks, using the control vector Y are selected (weighed) by the switching node in accordance with the formula:

$$\mathbf{Fs}_{\mathbf{Am}}(\mathbf{Y}) := \sum_{\mathbf{r}=0}^{9} \mathbf{Y}_{\mathbf{r}} \cdot \mathbf{Ds}(\mathbf{r})$$

Similarly, from the calculated ($Dr0 = D - V_sor0$, $Dr1 = V_sor0 - V_sor1$, $Dr2 = V_sor1 - V_sor2$, ... $Dr8 = V_sor7 - V_sor8$, $Dr9 = V_sor8$) rank differences, denoted by Dr (r), are selected using the similar control vector Y (weighed), if necessary, the second switching node in accordance with the formula:

$$\mathbf{F}_{\mathbf{A}}\mathbf{m}(\mathbf{Y}) := \sum_{\mathbf{r}=0}^{9} \mathbf{Y}_{\mathbf{r}} \cdot \mathbf{D}\mathbf{r}(\mathbf{r})$$

Examples of control vectors and a specific example of a window with signals to be processed, with the results obtained for it for different vectors with explanatory calculations, are shown in Fig. 12. It can be seen from them that a significant number of functions, operations from window signals, including any selected rank, the difference of the selected ranks, addition to the signal, weighted sums of the selected ranks, etc. can be generated at the processor output. Thus, taking into account especially simple implementations of the operations of summation-subtraction, both for digital and analog signals, the proposed method significantly simplifies the implementation and extends the functionality, set of operations.

3.3 Modeling of weighing-selection processing method of rank differences signals with Mathcad

The visibility of the operation of rank filtering algorithms using the rank differences signals weighing-selection processing method is shown by the diagrams of transformation signals of one specific row (its part) of the image shown in Fig. 13-15. Examples of transformations by the proposed method and algorithms for color images and its spectral components are shown in Fig. 16-18. The types of control vectors Y are partially shown in Fig. 12, 19.

Proc. of SPIE Vol. 11187 111871Q-7

🔲 🕂 📖 x= 🞉 🛃 🕫 🗞




Fig. 6. Listing (part 1 - multi-step push-pull ordering process) for modeling the process of wave sorting of signals of vectors Va (n, m) corresponding to the pixel intensities of the current windows WAn, m of image A

KT2(Va) := sta	$\mathbf{ck}(\mathbf{K}(\mathbf{Va}_0,\mathbf{Va}_1),\mathbf{K}(\mathbf{Va}_0,\mathbf{Va}_1))$, K(Va ₂ , Va ₃), K(Va	a ₂ , Va ₃), K(Va ₄ , Va ₅), K(Va ₄ , V	$(\mathbf{a}_5), \mathbf{K}(\mathbf{V}\mathbf{a}_6, \mathbf{V}\mathbf{a}_7), \mathbf{K}(\mathbf{V}\mathbf{a}_6, \mathbf{V}\mathbf{a}_7), \mathbf{K}$	(Va9, Va8), K(Va9 EV	alu 🗵 Matrix 🛛 🗵
KT2Z(Va) :=	$V \leftarrow KT2(Va)$					$: := = [:::] \times_n \times^1 x $
	for $z \in 0 9$					• •→ fx f(m) M ^(*) M ^T mn
	$VZ_z \leftarrow V_{mod}(z-1+10, 10)$			\longrightarrow Γ		f xfy x ^f y ^f ·i f×i Συ 😥
	VZ	PT1(KT) :=	$(\mathbf{ATln} \cdot \mathbf{KT}) + [\mathbf{ATl} \cdot ((\neg \mathbf{KT}))]$	$\mathbf{PT2}(\mathbf{KT}) := (\mathbf{AT2n} \cdot \mathbf{KT}) + \mathbf{AT}$	$2\left((-KT)\right)$	Greek 🗵
						α β γ δ ε ζ η θικ λ μ
VaSort(n,m) :=	$V \leftarrow Va(n, m)$	P_Sort (n , m) :=	$V \leftarrow Va(n,m)$			νξοπρσ
	$V1 \leftarrow VT1(V)$		$P1 \leftarrow PT1(KT1(V))$			τυφχψω
	$V2 \leftarrow VT2Z(VT1Z(V))$		$P2 \leftarrow PT2(KT2Z(VT1Z(V)))$			ΑΒΓΔΕΖ
	$V1 \leftarrow VT1(V2)$		$V2 \leftarrow VT2Z(VT1Z(V))$			ΗΘΙΚΛΜ
	$V2 \leftarrow VT2Z(VT1Z(V2))$		$P3 \leftarrow PT1(KT1(V2))$	A AT	l _z := ATl _(PPb1_z)	ΝΞΟΠΡΣ
	$V1 \leftarrow VT1(V2)$		$P4 \leftarrow PT2(KT2Z(VT1Z(V2)))$		-2 · · · · · · (PPb1 _z)	ΤΥΦΧΨΩ
	$V2 \leftarrow VT2Z(VT1Z(V2))$		$V2 \leftarrow VT2Z(VT1Z(V2))$		T2 · A AT1.	
	$V1 \leftarrow VT1(V2)$		$P5 \leftarrow PT1(KT1(V2))$	A_A	$\mathbf{T2}_{\mathbf{z}} \coloneqq \mathbf{A}_{\mathbf{A}}\mathbf{T1}_{\left(\mathbf{PPm2}_{\mathbf{z}}\right)}$	
	$V2 \leftarrow VT2Z(VT1Z(V2))$		$P6 \leftarrow PT2(KT2Z(VT1Z(V2)))$	$V2AT2_z := V$	a()	
	$V1 \leftarrow VT1(V2)$		$V2 \leftarrow VT2Z(VT1Z(V2))$	2	$(\mathbf{A}_{\mathbf{A}}12_{\mathbf{z}})$	
	$V2 \leftarrow VT2Z(VT1Z(V2))$		$P7 \leftarrow PT1(KT1(V2))$		$AP1_z \leftarrow AT1_{(P1_z)}$	
	V2		$P8 \leftarrow PT2(KT2Z(VT1Z(V2)))$		$AP2_z \leftarrow AP1_{(P2_z)}$	
			$V2 \leftarrow VT2Z(VT1Z(V2))$		·	
			$P9 \leftarrow PT1(KT1(V2))$		$AP3_z \leftarrow AP2_{(P3_z)}$	
			PM ← augment(P1,P2,P3,P4	P5 , P6 , P7 , P8 , P9)	$AP4_z \leftarrow AP3_{(P4_z)}$	Calculator 🗵
			PM		$AP5 \leftarrow AP4 $	sin costan In log n! i l×l

Fig. 7. Listing (part 2, multi-step processes of forming VaSort vectors with sorted values and corresponding permutations) for modeling the process of wave sorting of signals of vectors Va (n, m) corresponding to the pixel intensities of the current windows WAn, m of image A




Fig. 8. Listing (part 3 — formation of permutations based on binary vectors of KT1, KT2 states of comparators) for modeling the process of wave sorting of signals of vectors Va (n, m) corresponding to pixel intensities of current windows WAn, m of image A




Fig. 9. Listing (part 4 - verification using reverse permutations and restoration of the original vectors for windows) for modeling the process of wave sorting of signals of vectors Va (n, m) corresponding to the pixel intensities of the current windows WAn, m




Fig. 10. The results of image transformations for different rank values: 0, 1, 2, 3, 7, 8, respectively, and part of the formulas.




Fig. 11. A good example of processing using an MIP image line (Matcad Window): Original line (red) and received rank and other output functions.

or8	$Yd0^{T} = 0 1 2$	2 3 4 5 6 7 8 9 0 0 0 0 0 0 0 0 0
tx := 4 ty := 24	$Ydls6^{T} = \begin{array}{ c c c c c c c c c c c c c c c c c c c$	3 4 5 6 7 8 9 1 1 1 1 0 0 0
$\mathbf{WAG_{tx, ty}} = \begin{pmatrix} 121 & 112 \\ 221 & 217 \\ 224 & 246 \end{pmatrix}$		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$Amo_{tx, ty} = 217$	$Ys3456^{T} = 0 1 0 0 0$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$V_{sor0_{tx,ty}} = 253$	$\mathbf{Dr0_{tx,ty}} = 2$	$\mathbf{F}_{Am}(\mathbf{Yd0})_{\mathbf{fx}, \mathbf{fy}} = 2 \qquad 255 - 253 = 2$
$V_{sorl_{tx,ty}} = 246$	$Dr1_{tx, ty} = 7$ $Dr2_{tx, ty} = 22$	$\mathbf{F}_{Am}(\mathbf{Ydls6})_{\mathbf{tx}, \mathbf{ty}} = 125 246 - 121 = 125 22 + 3 + 4 + 30 + 66 = 125$
$V_sor2_{tx, ty} = 224$ $V_sor3_{tx, ty} = 221$	$Dr_{tx, ty} = 22$ $Dr_{tx, ty} = 3$	$F_Am(Y4)_{tx, ty} = 38 255 - 217 = 38$ $F_Am(Y8)_{tx, ty} \cdot 0.125 = 27.875$
$V_{sor4_{tx,ty}} = 217$	$\mathbf{Dr4_{tx,ty}} = 4$	$Fs_Am(Vk)_{tx, ty} = 121$
$V_{sor5tx, ty} = 187$	$\mathbf{Dr5_{tx,ty}} = 30$	$Fs_{Am}(Ys45)_{tx, ty} = 202$ 217.0.5 + 187.0.5 = 202
V_sor6 _{tx} , ty = 121	$\mathbf{Dr6}_{\mathbf{tx},\mathbf{ty}} = 66$	$Fs_{Am}(Ys3456)_{tx, ty} = 186.5$ (221 + 217 + 187 + 121) $\cdot 0.25 = 186.5$
$V_{sor7tx, ty} = 112$	$\mathbf{Dr7_{tx}, ty} = 9$	$F_{Am}(Y)_{tx, ty} = 148$ 253 - 105 = 148
$V_{sor8tx, ty} = 105$	$Dr8_{tx,ty} = 7$	$\mathbf{Fn}_{\mathbf{Am}}(\mathbf{Y3})_{\mathbf{tx}, \mathbf{ty}} = 129$
	$\mathbf{Dr9_{tx,ty}} = 105$	

Fig. 12. Simulation of DMIP based on FPGA in Mathcad an example of processing a image window (window fragments)




Fig. 13. The results of the Amo image transformations for different rank values and different functions defined by the control vector Y (the types of the vectors is partially shown in Fig. 12 and Fig. 19)




Fig. 14. A good example of nonlinear image processing algorithms using a processor based on the sorting node image line for functions and image in Fig. 13 (Matcad Window): Original line (red) and received rank and other output functions.




Fig. 15. A good example of nonlinear image processing algorithms using a processor based on the sorting node image line for functions and image in Fig. 13 (Matcad Window): Original line (red) and received rank and other output functions.




Fig. 16. The results of the transformations of the color image for different ranks and functions defined by the control vectors Y2, Y3, Y7, Y4 (for the last two there is a complementarity of components), at the top is the original image (its components), and at the bottom are converted.




Fig. 17. The results of the color image transformations for the control vector Y2 (the type of vectors is partially shown in Fig. 12, 19), on the left is the original image and on the right is the transformed image (different scale).




Fig. 18. The results of transformations R of the color image component for the control vectors Y2, Y4, Y5, Y6 and Y9

4. DESIGN AND MODELING OF DIGITAL MULTIFUNCTIONAL IMAGE PROCESSORS

Structure of DMIP_1 based on FPGA with 10 parallel inputs and 1 output; SU based on MCHWS consisting of layers of digital comparison switching circuits is shown in Fig.20 and simulation results are shown in Fig. 21. Here, at first, a variant with one output and supply of all input signals in parallel is shown. For the convenience of data input, we have developed and modeled a processor DMIP_2 circuit with register memory for fast sequential image input and automatic sequential search of processed windows. The FPGA structure of DMIP_2 with serial input and registers memory to form a vector of signals to be sorted and 1 output (only one from ranks) is shown in Fig. 5. And the results of its modeling are shown in Fig. 22, 23. The FPGA Structure of DMIP_3 with serial input and registers memory to form a vector of signals to be sorted and 2 outputs is shown in Fig. 24. The simulation results of DMIP_3 with 2 outputs for rank and rank differences signals weighing-selection processing are shown in Fig. 25-27. As can be seen from Fig. 22, 25 the resources of the Altera FPGA chip EP3C16F484 Cyclone III family are not fully used in the first case, and in the second for the processor with register memory and two outputs almost completely (there is a small margin). The processing cycle in the pipelined structure of DMIP_2 (3) and SU did not exceed 25 nanoseconds, which makes it possible to achieve an input / output rate of pixels of the processed images at the level of 40MHz. During the processing cycle, DMIP_3 essentially performs (9 * In9-estimates for the best algorithms!) Sorting operations and generates all the ranks and their differences, which gives, taking into account the wide variety of output functions, performance estimates of at least 10⁹ operations per second. Only three Altera FPGA chips EP3C16F484 Cyclone III are needed to process color images at the same speed.




Fig. 20. Structure of DMIP_1 based on FPGA with 10 parallel inputs and 1 output; SU based on MCHWS consisting of layers of digital comparison switching circuits




Fig. 21. Simulation results of sorting node of structure of DMIP_1 based on FPGA with 10 parallel inputs and 1 output (output switching)

🗋 👼 🗉 ≁ 🗋 💼 つ C processor	💽 🖌 🎸 🚸 💷 I	▶ ¥ K 🌢 🚫 🛦 3	> 🚂 🛛 🗢	Project Navigator Files 🔍 🔍 🗊 🗗 🗙	
Project Navigator Files 🔽 🖓 🛱 🗙	📸 Main.bdf 🗵 💠 min.v 🗵	Compilation Report -	processor 🗵 🛛 💠 conect2.v 🗵 🛛 💠 con	1 processor.v	□ □
Files	Table of Contents 🕴 🖗	Flow Summary		multiplication.v	29 F_w9=R_4; 30 - end
Bbo processor.v	Flow Summary	< <filter>></filter>		- 500 conect2.v - 500 conect.v	31 if (Y==5)
- 💀 multiplication.v	🃅 Flow Settings	Flow Status	Successful - Wed Apr 17 15:44:29 2019	🔛 Block1.bdf	33 F_w9=R_5; 34 - end
abo	📅 Flow Non-Default Global Settings	Quartus Prime Version	17.0.0 Build 595 04/25/2017 SJ Lite Edition	👫 add.v 🗎 Waveform.vwf	32
BID conect.v	🎛 Flow Elapsed Time	Revision Name	processor	Main.bdf	38 - end
🔂 Block1.bdf		Top-level Entity Name	Main	- Min w	39 if (Y==7) 40
	- 🗐 Flow Log	Family	MAX II	conect3.v	41 F_w9=R_7; 42 - end 43 if (Y==8)
- 🖹 Waveform.vwf	🕀 📒 Analysis & Synthesis	Device	EPM2210F324C5		44 🖻 begin
	🗄 🔚 Fitter	Timing Models	Final	Tasks Compilation 💌 🗐 🛱 🗙	46 - end
📴 min.v	🗉 📒 Assembler	Total logic elements	1,951 / 2,210 (88 %)	Task	47 if (Y==9) 48 ⊡ begin 49 F_w9=R_9;
conect3.v	🗄 📕 TimeQuest Timing Analyzer	Total pins	181/272(67%)	🗸 🖶 🕨 Compile Design	50 - end
	🗄 📙 EDA Netlist Writer	Total virtual pins	0	✓ 🕑 ► Analysis & Synthesis	52
Tasks Compilation V = P & ×	- 0 Flow Messages	UFM blocks	0/1(0%)	✓ 🕀 🕨 Fitter (Place & Route)	54 assign OF_w9=F_w9;
Task	- 0 Flow Suppressed Messages			B Assembler (Generate programm B TimeQuest Timing Analysis	50 - end 51 end 53 - ssign OF_w9=F_w9; 56 56 57 endmodule

Fig. 22. Simulation of FPGA Structure of DMIP_2 with serial input and registers memory to form a vector of signals to be sorted and 1 output (window fragments)

aste	r Time Bar:	36.0 us	-			Pointer	2.29 us			Int	erval: -33	1.71 us			Start:				End:			
	Name	Value at 36.0 us	3.52	us	3.56 us	3	8.6 us	3.64 us	;	3.68 us	3.7	2 us	3.76 us	3	.8 _, us	3.8 4 u	5	3.88 us	3.92 us		3.96 us	4.0 u
>	🖲 InPs	U 39	116	181	X 194	Х 30	156	X 6)	18	X 50	X 22	X 115	239	43	85	X 202	X 104	X 23	X o X	230	54	39
▶		U 255																				
-	CLK	U 1		யா							Т					U						Ľ
5	₽ R_1	U 255																				
5	⊕ R_2	U 255	252		K 2	26	224	K	242		K	205		162	181	K	235	*		243	X	255
5	R_3	U 250	*	226	K 1	89	201	224		209	K 1	70	167	157	162	194	K	228	Ж	226	160	248
5	• R_4	U 248	141	164	1	78	189	209		170	K 1	67	162	118	157	181	194	22	5 X	160	153	160
5	• R_5	U 178	131	141	164	165	178	201			147		157	1'	16	139	181	194	156	Ж	130	153
5	• R_6	U 153	122	137	X 141	164	Ж	176		ĸ	146		118	76	86	116	139	156		88		130
5	R_7	U 130	102	131	K 1	37	X 1	65 🕺		142		118	59	63	76	8	6	139	62	Ж	59	1
5	₽ R_8	U 115	87	102	131	ж	134	X		94		59	32	59	68	76	68	62	36	59	54	0
5		U 50	75	87	K	125		80		73		32	¥ ⇒	ю)	63	68	K	36	30	18	X	22
5	- R_0	U 22	X	75	87	K 8	30		68		32	x	29		(30)	63	K	30		6	X	18
-	÷γ	UO	13	14	X 15	χo	χ 1	X 2)	з	χ 4	χ 5	χ 6	χ 7	Хв	Х 9	χ 10	X 11	X 12	Х 13 Х	14	15	X 0
5	* OF_w9	U 63	0					255	242	224	170	147	146	5	9				63			
5	• A1	U 101	32	29	30	63	85	235	36	226	243	59	153	255	178	123	202	31	213	5	180	135
5	• A2	U 23	29	30	63	86	235	36	226	243	59	153	255	178	123	202	31	213	s X	180	135	101
5	• АЗ	U 168	30	63	86	235	36	226	243	59	153	255	178	123	202	31	213	X 5 X	180 🗶	135	101	23
5	⊕ A4	U 245	205	59	162	76	68	139	228	62	88	160	130	248	250	205	56	147	64 💥	218	247	225
4	± A5	U 123	59	162	76	68	139	228	62	88	160	130	248	250	205	56	147	64	218	247	225	245

Fig. 23. Simulation results of sorting node of structure of DMIP_2 based on FPGA with serial input and registers memory and 1 output (issuing ranks, one switch)




Fig. 24. Structure of DMIP_3 based on FPGA with serial input and registers memory to form a vector of signals to be sorted, 2 outputs for rank and rank differences signals weighing-selection processing

- Files		🛛 🕒 Compilation Report - processor 🛛 🔤 🗢 conect2.v 🖂 🔤 😓 conect3.v 🖂 📑
Image: FUNC.y 1 modulle FUNC 2 El(input [7:0] R_0, R R 0 </td <td>34 - end 35 if (Y2[3]==1) 36 ⊡ begin 37 FD_w9=D3;</td> <td>Table of Contents 📮 🗗 Flow Summary</td>	34 - end 35 if (Y2[3]==1) 36 ⊡ begin 37 FD_w9=D3;	Table of Contents 📮 🗗 Flow Summary
→■ →■	36 begin 37 FD_w9=D3; 38 - end 39 if (Y2[4]==1) 40 D begin	Table of Contents Image: Plow Summary Image: Plow Settings Flow Status Successful - Wed Apr 24 13:01:56 201 Image: Plow Non-Default Global Settings Flow Status Successful - Wed Apr 24 13:01:56 201 Image: Plow Non-Default Global Settings Cuartus Prime Version 17.00 Build 595 04/25/2017 SJ Lite Events Image: Plow Summary Image: Plow Summary Duartus Prime Version 17.00 Build 595 04/25/2017 SJ Lite Events Image: Plow Summary Image: Plow Summary Image: Plow Log Plow Max III Image: Plow Log Family MAX II Image: Plow Log Family MAX III Image: Plow Plow Suppressed Massages Device EPM2210F324C5 Image: Plow Plow Here Total Ungic elements 2,054 / 2,210 (93 %) Image: Plow Messages Total virtual pins O 199 / 272 (73 %) Image: Plow Suppressed Messages UFM blocks 0 / 1 (0 %) 199 / 272 (73 %)

Fig. 25. Simulation of structure of DMIP_3 based on FPGA with serial input and registers memory to form a vector of signals to be sorted, 2 outputs for rank and rank differences signals weighing-selection processing (window fragments, unit design listings)

CONCLUSIONS

A new iterative process for sorting signal arrays, which differs from the known signals sorting structures by uniformity, versatility, which allows direct and inverse sorting of an array of analog or digital signals was proposed. The basic elements of the proposed sorting unit (SU) are simple relational nodes. Such elements can be implemented on a different element basis, including, on devices for selecting a maximum or minimum of two analog or digital signals.

-	🗈 InPs	U 39	T15 X 181 X 194 X 30 X 155 X 5 X 18 X 50 X 22 X 115 X 239 X 43 X 85 X 202 X 104 X 23 X 0 X 230 X 54 X 39
-	⊞ AB	UO	
in_	CLK	U 1	
*	⊕ R_1	U 255	252 🗰 226 X 224 X 242 X 205 X 122 X 223 X 243 X 255
- 🐸		U 250	X 226 X 189 X 201 X 224 X 209 X 170 X 157 X 157 X 162 X 194 X 228 X 226 X 160 X 246 X
-	₽ R_3	U 248	141 X 164 X 178 X 189 X 209 X 170 X 167 X 162 X 118 X 157 X 181 X 194 X 226 X 160 X 153 X 160 X
-	⊞-R_4	U 178	131 X 141 X 154 X 155 X 178 X 201 X 147 X 157 X 116 X 139 X 161 X 194 X 156 X 130 X 153 X
-	⊞-R_5	U 153	122 ¥ 137 X 141 ¥ 154 ¥ 176 ¥ 146 ¥ 118 ¥ 76 ¥ 85 ¥ 116 ¥ 139 ¥ 156 ¥ 88 ¥ 130 ¥
*	⊞-R_6	U 130	102 🗶 131 🗶 137 🗶 165 🗶 142 🗶 118 🗶 59 🗙 63 🗶 76 🗶 86 🗶 139 🗶 62 🗶 59 🕷
- 🐸	₽ R_7	U 115	(87 ¥) 102 ₩X 131 X 154 ¥ 94 ₩ 59 ¥ 32 ¥ 59 ¥ 68 X 76 X 68 ¥ 62 ¥ 35 ¥ 59 ¥ 50 ¥
-	€ R_8	U 50	75 ¥ 87 ¥ 125 ¥ 80 ¥ 73 ¥ 32 ¥ 30 ¥ 68 ¥ 36 ¥ 30 ¥ 18 X 22 ¥
-	₽ R_9	U 22	<u>₩ 75 ₩ 87 ₩ 80 ₩ 68 ₩ 32 ₩ 29</u> ₩ 30 ₩ 63 ₩ 30 ₩ 6 ₩ 18 ₩
*	⊞-R_0	UO	
*	B OFD_w10	UO	3 XK 29 X 31 XK 13 XK 50 XK 93 XK 74 XK 20 XK 12 XK
-	Φ·γ	UO	13 X 14 X 15 X 0 X 1 X 2 X 3 X 4 X 5 X 6 X 7 X 8 X 9 X 10 X 11 X 12 X 13 X 14 X 15 X 0
- 🐸	E OF_w9	UO	X 224 X 226 X 209 X 145 X 146 X 118 X 32 X 30 X 0
-	⊕ A1	U 101	32 X 29 X 30 X 63 X 86 X 235 X 36 X 226 X 243 X 59 X 153 X 255 X 178 X 123 X 202 X 31 X 213 X 5 X 180 X 135 X
-	€ A2	U 23	29 ¥ 30 ¥ 63 ¥ 86 ¥ 235 ¥ 36 ¥ 226 ¥ 243 ¥ 59 ¥ 153 ¥ 255 ¥ 178 ¥ 123 ¥ 202 ¥ 31 ¥ 213 ¥ 5 ¥ 180 ¥ 135 ¥ 101 ¥
-	в АЗ	U 168	30 X 63 X 85 X 235 X 35 X 226 X 243 X 59 X 153 X 225 X 178 X 123 X 202 X 31 X 213 X 5 X 180 X 135 X 101 X 23 X
-	₽ A4	U 245	265 //K 59 /K 162 //K 76 X 68 //K 139 //K 228 //K 62 //K 88 //K 160 /K 130 //K 248 X 250 //K 205 //K 56 //K 147 //K 64 //K 218 //X 247 //K 225 //K

Fig. 26. Simulation of DMIP_3 with serial input and 2 outputs (issuing ranks by the first and weighted rank differences by the second multiplexers) in the case of the formation of additions to the largest at the second output.




Fig. 27. Simulation results of sorting node of structure of DMIP_3 with 2 outputs (issuing ranks, two switches) in case of formation of a difference of ranks r2-r3

Such SU for creating picture type image processors (IP) have a number of advantages: high speed and reliability, simplicity, small power consumption, high integration level. The inclusion of an iterative node for sorting signals into a IP structure makes it possible to significantly simplify its design and increase the functional capabilities of such IP. The simulation results confirm the proposed approaches to the design of SUs of analog and digital signals, which simplify the complexity of the nodes by an order of magnitude, ensuring their uniformity, regularity and simplicity of scaling. The power consumption of the IPs does not exceed 2mW, the response and processing times are 10 us and can be less by an order of magnitude, the supply voltage is $1.8 \div 3.3 V$, and the operating currents are optimally in the range of $10 \div 20 \mu A$. The energy efficiency of the proposed preprocessor with the iterative SU is 25×10^9 op / s \cdot W, which corresponds to the best technical solutions. In the work we are shown, that after sorting or comparative analysis of signals by levels of selected window of image, a promising opportunity appears to implement DMIPs with enhanced functionality using the new method of weighting-selecting rank differences of signals. The essence of the method is that by composing the differences of the signals ordered by rank and the upper level of their range, we can simultaneously form several resulting output signals, choosing the necessary difference signals from their set according to the control commands and weighing them additionally before the summation. We are shown that using this approach of processing the current window signals significantly expands the set of operations and functions for filtering images, simplifying hardware implementation of DMIP, especially for analog and mixed technologies. We determined set of basic possible executable instruction-functions by processors based on proposed method, presenting the simulation results. We show the results of design and modeling the proposed new FPGA-implementations of DMIP. Simulation results show that processing time in such circuits does not exceed 25 nanoseconds. Circuits are simple, have low supply voltage (2.5 V), low power consumption (50mW), digital accuracy. Calculations show that in the case of using Altera FPGA chip EP3C16F484 of Cyclone III family, it is possible to implement DMIP with register memory for image size of 64*64 and window 3*3 in the one chip. For 2.5V power and clock frequency of 200MHz the power consumption will be at the level of 200mW, and the calculation time for pixel of filters will be at the level of 25ns.

REFERENCES

- [1] Fey, D., "Architecture and technologies for an optoelectronic VLSI," Optic 112(7), 274-282 (2001).
- [2] Lei Yi, Guangbao Shan, Song Liu, Chengmin Xie, High-performance processor design based on 3D on-chip cache, Microprocessors and Microsystems, Volume 47, 2016, Pages 486-490, ISSN 0141-9331.
- [3] Krasilenko, V. G., Lazarev, A., Grabovlyak, S., "Design and simulation of a multiport neural network heteroassociative memory for optical pattern recognitions," Proc. of SPIE Vol. 8398, 83980N-1 (2012).
- [4] Mori, M., Yatagai, T., "Optical learning neural networks with two dimensional structures," Proc. SPIE 3402, 226-232 (1997).
- [5] Krasilenko, V., Nikolskyy, A., Zaitsev A., Voloshin V., "Optical pattern recognition algorithms on neural-logic equivalent models and demonstration of their prospects and possible implementations," Proc. SPIE 4387, 247 –260 (2001).
- [6] Krasilenko, V. G., Nikolskyy, A. I., Lazarev, A. A. [Design and Simulation of Time-Pulse Coded Optoelectronic Neural Elements and Devices, Optoelectronic Devices and Properties], InTech (2011). ISBN: 978-953-307-204-3, DOI: 10.5772/16175. Available from: <u>http://www.intechopen.com/books/optoelectronic-devices-</u> andproperties/design-and-simulation-of-time-pulse-coded-optoelectronic-neural-elements-and-devices
- [7] Krasilenko, V. G., Nikolskyy, A. I., Lazarev, A. A., [Design and Modeling of Optoelectronic Photocurrent Reconfigurable (OPR) Multifunctional Logic Devices (MFLD) as the Universal Circuitry Basis for Advanced Parallel High- Performance Processing, Optoelectronics - Advanced Materials and Devices], InTech (2013). ISBN: 978-953-51-0922-8, DOI: 10.5772/54540.
- [8] Krasilenko, V. G., Nikolskyy, A. I., Lazarev, A. A., "Designing and simulation smart multifunctional continuous logic device as a basic cell of advanced high-performance sensor systems with MIMO-structure," in Photonics, Devices, and Systems VI, Proc. SPIE 9450, 94500N (2015).
- [9] Guilfoyle, P., McCallum, D., "High-speed low-energy digital optical processors," Opt. Eng. 35(2), 436-442 (1996).
- [10] Krasilenko, V.G., Bardachenko, V.F., Nikolsky, A.I., Lazarev, A.A., Kolesnytsky, O.K. "Design of optoelectronic scalar-relation vector processors with time-pulse coding," Proc. SPIE 5813, 333-341 (2005).
- [11] Krasilenko, V., Ogorodnik, K., Nikolskyy, A., Dubchak, V., "Family of optoelectronic photocurrent reconfigurable universal (or multifunctional) logical elements (OPR ULE) on the basis of continuous logic operations (CLO) and current mirrors (CM), "Proc. SPIE, 8001, (2011).
- [12] Krasilenko, V. G., Nikolskyy, A. I., Lazarev, A. A., "Simulation of reconfigurable multifunctional continuous logic devices as advanced components of the next generation high-performance MIMO-systems for the processing and interconnection," Proc. SPIE 9009, 90090R (2014).
- [13] Krasilenko, V. G., Nikolskyy, A. I., Lazarev, A. A., "Multichannel serial-parallel analog-to-digital converters based on current mirrors for multi-sensor systems", Proc. SPIE 8550, Optical Systems Design 2012, 855022 (2013).
- [14] Volgin, L.I., Mishin, V.A., "Is the future digital or analog?," Information technologies in electric power industry: Cheboksary: RESCNIT, 86-89, (1998).
- [15] Volgin, L.I., Mishin, V.A., "Nobody will think for us: Retrospective review and ontological comprehension of artificial intelligence," Sensors and Systems, Vol. 4 (8), 43-48 (1999).
- [16] Volgin, L.I., Mishin, V.A., "Ontological aspects of artificial intelligence," Vestnik UlPU, Vol. 4 (8), 13-19 (1999).
- [17] Odintsov, B.Y., Dick, V.V., "Syntax of knowledge models of intelligent systems," Instruments and Control Systems, Vol. 1, 15-17 (1998).
- [18] Lukasiewicz, J., "Elementy logiki matematycznej," Warsawa, (1929).
- [19] Levin, V.I., 'Continuous logic, its generalization and application," Automatica and telemechanica, N8, 3-22, (1990).
- [20] Shimbirev, P.N., "Hybrid continuous logic devices," Moscow, Energoatomizdat, 174p., (1990).
- [21] Volgin, L.I., "AM-algebra and its application," Ulyanovsk, UlSTU, 52p., (1997).
- [22] Volgin, L.I., "Predicate Algebra of Choice and Its Modification (Fundamentals of the Theory and Elemental Basis), "Experience, Results, Problems: Increasing the Competitiveness of Electronic Equipment. Collection of articles, Tallinn, Valgus, Vol. 4, 64-104, (1986).

- [23] Krasilenko, V. G., Saletsky, F. M., Yatskovsky, V. I., Konate, K., "Continuous logic equivalence models of Hamming neural network architectures with adaptive-correlated weighting," Proc. SPIE 3402, 398 – 408 (1998).
- [24] V. LeCun, Y., Bengio, Y., "Convolutional networks for images, speech, and time-series," In M. A. Arbib, editor, The Handbook of Brain Theory and Neural Networks, MIT Press, 1995.
- [25] V. Shafiee, A., et al., "ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars," 2016 ACM/IEEE 43rd (ISCA), Seoul, 2016, pp. 14-26. doi: 10.1109/ISCA.2016.12.
- [26] Krasilenko, V.G., Lazarev A.A., Nikitovich D.V., "Modeling and possible implementation of self-learning equivalence-convolutional neural structures for auto-encoding-decoding and clusterization of images," Proceedings of SPIE Vol. 10453, 104532N (2017).
- [27] Krasilenko, V. G., Lazarev, A. A., Nikitovich, D. V., "Design and simulation of optoelectronic neuron equivalentors as hardware accelerators of self-learning equivalent convolutional neural structures (SLECNS)," Proceedings of SPIE Vol. 10689, 106890C (2018).
- [28] Sidorov, V.I., Yaroslavsky, L.P., "Additive method for image processing," Moscow, Nauka, 243p. (1988).
- [29] Pozin, N.V., "Simulation of neural structures," Moscow, Nauka, 264p. (1970).
- [30] Krasilenko, V. G., Nikolskyy, A. I., Krasilenko, O. V., Nikolska, M. A., "Continuously logical complementary: dual equivalently analog-to-digital converters for the optical systems," Proc. SPIE 8001-30, (2011).
- [31] Krasilenko, V. G., Nikolskyy, A. I., Lazarev, A. A., Krasilenko, O. V., Krasilenko, I. A., "Simulation of continuously logical ADC (CL ADC) of photocurrents as a basic cell of image processor and multichannel optical sensor systems", Proceedings of SPIE Vol. 8774, 877414 (2013).
- [32] Krasilenko, V. G., Lazarev, A. A., Nikitovich, D. V., "Simulation of continuously logical base cells (CL BC) with advanced functions for analog-to-digital converters and image processors," Proc. SPIE 10438, 104380K (2017)
- [33] Musa, P., Sudiro, S.A., Wibowo, E.P., Harmanto, S., Paindavoine, M., "Design and implementation of non-linear image processing functions for CMOS image sensor," Optoelectronic Imaging and Multimedia Technology II, Proc. of SPIE Vol. 8558 (2012), <u>http://spie.org/Publications/Proceedings/Paper/10.1117/12.2000538</u>.
- [34] Andrew J. Tickle Paul K. Harvey Jeremy S. Smith Q. Henry Wu, "Development and simulation of soft morphological operators for a field programmable gate array," Journal of Electronic Imaging 22(2), 023034 (Apr– Jun 2013) 023034-1-023034-15 2013 SPIE and IS&T [DOI: 10.1117/1.JEI.22.2.023034].
- [35] Tickle, A. J., Harvey, P. K., Smith, J. S., "Applications of a morphological scene change detector (MSCD) for visual leak and failure identification in process and chemical engineering," Proc. SPIE 7833, 78330W (2010).
- [36] Tickle, A. J., "Applications of morphological operators on field programmable gate arrays," Doctoral Thesis, Univ. of Liverpool, pp. 326–332 (2009).
- [37] Jorge D. Mendiola-Santibañez Iván R. Terol-Villalobos, "Image enhancement and segmentation using weighted morphological connected slope filters," Journal of Electronic Imaging 22(2), 023022 (Apr–Jun 2013).
- [38] D. E. Knuth, The Art of Computer Programming. Reading, MA, USA: Addison-Wesley, Mar. 2011.
- [39] Y. Bang and S. Q. Zheng, "A simple and efficient VLSI sorting architecture," in Proc. 37th Midwest Symp. Circuits Syst., vol. 1. 1994, pp. 70–73.
- [40] T. Leighton, Y. Ma, and C. G. Plaxton, "Breaking the_(n log2n) barrier for sorting with faults," J. Comput. Syst. Sci., vol. 54, no. 2, pp. 265–304, 1997.
- [41] W. Jianping, Y. Yutang, L. Lin, H. Bingquan, and G. Tao, "Highspeed FPGA-based SOPC application for currency sorting system," in *Proc. 10th Int. Conf. Electron. Meas. Instrum. (ICEMI)*, Aug. 2011, pp. 85–89.
- [42] J. L. Bentley and R. Sedgewick, "Fast algorithms for sorting and searching strings," in Proc. 8th Annu. ACM-SIAM Symp. Discrete Algorithms (SODA), Jan. 1997, pp. 360–369.
- [43] V. Kundeti and S. Rajasekaran, "Efficient out-of-core sorting algorithms for the parallel disks model," J. Parallel Distrib. Comput., vol. 71, no. 11, pp. 1427–1433, 2011.
- [44] Krasilenko, V. G., Bardachenko, V. F., Nikolsky, A. I., Lazarev, A. A., "Programmed optoelectronic time-pulse coded relational processor as base element for sorting neural networks," Proc. SPIE 6576, 657610 (2007).
- [45] Krasilenko, V. G., Nikolskyy, A. I., Lazarev, A. A., Lazareva, M.V. "Design and simulation of programmable relational optoelectronic time-pulse coded processors as base elements for sorting neural networks", Proceedings of SPIE Vol. 7723, 77231G (2010).
- [46] Krasilenko, V.G., Lazarev A.A., Nikitovich D.V., "Design and simulation of image nonlinear processing relational preprocessor based on iterational sorting node," Proc. SPIE 11028, Optical Sensors 2019, 110282X (11 April 2019).
- [47] Krasilenko, V.G., Lazarev A.A., Nikitovich D.V., "Rank differences of signals by weighing-selection processing method for implementation of multifunctional image processing processor," Proc. SPIE 11163, Emerging Technologies IV, Strasbourg, France (2019).